Semiconductor Engineering

Logic Synthesis Basics For FPGA

In the early days of digital design, all circuits were designed manually. You would draw K-map, optimize the logic and draw the schematics. If you remember, we all ...
EDN

EDA tools for FPGAs break down the complexity gridlock

Advances in semiconductor manufacturing are the primary reasons for the increased popularity of FPGAs. As long as engineers could use only a PLD or an FPGA to implement relatively simple glue-logic ...
Semiconductor Engineering

HW Security: Flip-Flops Along Logic Gates to Prevent Synthesis Tools’ Structural Leakages (TU Dresden, Ruhr Univ. Bochum)

A new technical paper titled “Flip-Lock: A Flip-Flop-Based Logic Locking Technique for Thwarting ML-based and Algorithmic Structural Attacks” was published by researchers at TU Dresden and Ruhr ...
Embedded

The four Rs of efficient system design

New design languages and new chips and systems mean a whole new set of design gotchas for today's developers. Once-simple tasks become difficult and, thankfully, once-difficult tasks become easy. This ...
Electronic Design

Reduce Power in Chip Designs with Sequential Clock Gating

Clock gating is one of the most frequently used techniques in RTL to reduce dynamic power consumption without affecting the functionality of the design. One method involves inserting gating conditions ...
Electronic Design

Make Logic Synthesis Work For YouSponsored by: CADENCE DESIGN SYSTEMS

Think Global RTL coding style and how you drive today's synthesis tools affect your results. Take advantage of global RTL optimizations by synthesizing big blocks in top-down fashion instead of ...